



# UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE  
United States Patent and Trademark Office  
Address: COMMISSIONER FOR PATENTS  
P.O. Box 1450  
Alexandria, Virginia 22313-1450  
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/699,466	10/31/2000	Shunpei Yamazaki	0756-2222	8851

31780 7590 04/04/2005

ERIC ROBINSON  
PMB 955  
21010 SOUTHBANK ST.  
POTOMAC FALLS, VA 20165

EXAMINER

SARKAR, ASOK K

ART UNIT

PAPER NUMBER

2891

DATE MAILED: 04/04/2005

Please find below and/or attached an Office communication concerning this application or proceeding.

27

<b>Office Action Summary</b>	Application No. 09/699,466	Applicant(s) YAMAZAKI ET AL.	
	Examiner Asok K. Sarkar	Art Unit 2891	

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

**Period for Reply**

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

**Status**

- 1) ☒ Responsive to communication(s) filed on 07 February 2005.
- 2a) ☐ This action is FINAL.                      2b) ☒ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

**Disposition of Claims**

- 4) ☒ Claim(s) 1,3 and 62-100 is/are pending in the application.
- 4a) Of the above claim(s) \_\_\_\_\_ is/are withdrawn from consideration.
- 5) ☐ Claim(s) \_\_\_\_\_ is/are allowed.
- 6) ☒ Claim(s) 1,3 and 62-100 is/are rejected.
- 7) ☐ Claim(s) \_\_\_\_\_ is/are objected to.
- 8) ☐ Claim(s) \_\_\_\_\_ are subject to restriction and/or election requirement.

**Application Papers**

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☒ The drawing(s) filed on 31 October 2000 is/are: a) ☒ accepted or b) ☐ objected to by the Examiner.  
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).  
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

**Priority under 35 U.S.C. § 119**

- 12) ☒ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☒ All    b) ☐ Some \*    c) ☐ None of:
1. ☐ Certified copies of the priority documents have been received.
2. ☒ Certified copies of the priority documents have been received in Application No. 08/784,290.
3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).
- \* See the attached detailed Office action for a list of the certified copies not received.

**Attachment(s)**

- |   |   |
|---|---|
| 1) <input type="checkbox"/> Notice of References Cited (PTO-892)  | 4) <input type="checkbox"/> Interview Summary (PTO-413)<br>Paper No(s)/Mail Date. _____ |
| 2) <input type="checkbox"/> Notice of Draftsperson's Patent Drawing Review (PTO-948)  | 5) <input type="checkbox"/> Notice of Informal Patent Application (PTO-152)             |
| 3) <input checked="" type="checkbox"/> Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08)<br>Paper No(s)/Mail Date <u>2/7/05</u> . | 6) <input type="checkbox"/> Other: _____  |

## DETAILED ACTION

### ***Continued Examination Under 37 CFR 1.114***

1. A request for continued examination under 37 CFR 1.114, including the fee set forth in 37 CFR 1.17(e), was filed in this application after final rejection. Since this application is eligible for continued examination under 37 CFR 1.114, and the fee set forth in 37 CFR 1.17(e) has been timely paid, the finality of the previous Office action has been withdrawn pursuant to 37 CFR 1.114. Applicant's submission filed on February 7, 2005 has been entered.

### ***Claim Rejections - 35 USC § 103***

2. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

3. The factual inquiries set forth in *Graham v. John Deere Co.*, 383 U.S. 1, 148 USPQ 459 (1966), that are applied for establishing a background for determining obviousness under 35 U.S.C. 103(a) are summarized as follows:

1. Determining the scope and contents of the prior art.
2. Ascertaining the differences between the prior art and the claims at issue.
3. Resolving the level of ordinary skill in the pertinent art.
4. Considering objective evidence present in the application indicating obviousness or nonobviousness.

4. This application currently names joint inventors. In considering patentability of the claims under 35 U.S.C. 103(a), the examiner presumes that the subject matter of the various claims was commonly owned at the time any inventions covered therein

were made absent any evidence to the contrary. Applicant is advised of the obligation under 37 CFR 1.56 to point out the inventor and invention dates of each claim that was not commonly owned at the time a later invention was made in order for the examiner to consider the applicability of 35 U.S.C. 103(c) and potential 35 U.S.C. 102(e), (f) or (g) prior art under 35 U.S.C. 103(a).

5. Claims 1, 3, 62 – 68, 93 and 94 are rejected under 35 U.S.C. 103(a) as being unpatentable over Suzawa, US 5,728,259 in view of Chen, US 5,704,986; Masumo, US 5,306,651 and Takeuchi, US 5,661,056.

Regarding claims 1 and 65, Suzawa teaches a method of making a thin film transistor semiconductor device comprising the steps of:

- forming a semiconductor film comprising amorphous silicon on an insulating surface with reference to Fig. 2 in column 5, line 45;
- providing said semiconductor film with a metal containing material for promoting crystallization of said semiconductor film in between column 4, line 65 and column 5, line 1;
- crystallizing said semiconductor film by heating in column 5, line 2;
- irradiating the crystallized semiconductor film with laser light in column 5, line 3.
- forming a semiconductor island having a tapered shape by patterning the semiconductor film having the tapered shape with an angle in the range of 20° to 50° between the side and the underlying surface as shown in Fig. 2A in column 6, lines 6 – 9;

Art Unit: 2891

- forming a gate insulating film of silicon oxide film on the surface of the semiconductor island with reference to Fig. 2C in column 6, lines 20 – 22;
- forming a gate electrode 509 over the semiconductor island with the gate insulating film in between the island and the gate with reference to Fig. 5D in column 7, line 57;
- forming source and drain region in the semiconductor island with reference to Fig. 5E in column 8, lines 5 – 10;

Suzawa fails to teach: 1) removing the metal from the crystallized semiconductor film by gettering after the irradiation of the laser light, and 2) forming a second gate insulating film of silicon oxide nitride over the first gate insulating film of silicon oxide.

Regarding element 1, Chen teaches gettering of metal ions from the semiconductor materials for fabricating transistor devices (see the abstract) for the benefit of saving the device from the degradation effects of impregnated metal ions in column 1, lines 35 – 52.

Therefore, it would have been obvious to one with ordinary skill in the art at the time of the invention to modify Suzawa's device by providing a gettering treatment after the irradiation of the laser light for the benefit of saving the device from the degradation effects of impregnated metal ions as taught by Chen in column 1, lines 35 – 52.

Regarding element 2, Masumo teaches that during the formation of TFT, a single or a multilayer of silicon oxide and silicon oxide nitride can be made in column 4, lines 1 – 5.

Takeuchi teaches the advantages of multi-layer gate insulating film of oxide and oxide nitride in column 2, lines 21 – 28 since oxide nitride provides good withstand voltage characteristic.

Therefore, it would have been obvious to one with ordinary skill in the art at the time of the invention to modify Suzawa's device by providing a second gate insulating film of silicon oxide nitride over the first gate insulating film of silicon oxide as taught by Masumo so that the withstand voltage characteristic of the gate is improved as taught by Takeuchi.

Regarding claim 3, Suzawa teaches patterning by an isotropic dry etching method in between column 5, line 61 and column 6, line 13.

Regarding claims 62 and 66, Suzawa teaches that the metal is Ni, Pd, Co, Fe and Pt in column 4, line 67.

Regarding claims 63 and 67, Suzawa fails to teach that gettering is performed by heating the crystallized film in a halogen containing atmosphere.

Chen teaches gettering of metal ions from the semiconductor materials for fabricating transistor devices can be performed in a halogen containing atmosphere (see the abstract) for the benefit of saving the device from the degradation effects of impregnated metal ions in column 1, lines 35 – 52.

Therefore, it would have been obvious to one with ordinary skill in the art at the time of the invention to modify Suzawa's device by performing gettering operation by heating the crystallized film in a halogen containing atmosphere for the benefit of saving

the device from the degradation effects of impregnated metal ions as taught by Chen in column 1, lines 35 – 52.

Regarding claims 64 and 68, Suzawa fails to teach the surface of the crystallized semiconductor film is oxidized when the gettering is performed.

Chen teaches oxidizing the surface of semiconductor film when gettering is performed (see the abstract) for the benefit of saving the device from the degradation effects of impregnated metal ions in column 1, lines 35 – 52.

Therefore, it would have been obvious to one with ordinary skill in the art at the time of the invention to modify Suzawa's device and perform the oxidation when gettering is performed for the benefit of saving the device from the degradation effects of impregnated metal ions as taught by Chen in column 1, lines 35 – 52.

Regarding claims 93 and 94, Suzawa teaches irradiation by high intensity light to improve the crystalline properties of heat annealed metal catalyzed amorphous silicon film in column 5, lines 1 – 5. The irradiation step inherently distributes the metal atoms throughout the film to further enhance the crystalline property of the silicon grains in the film.

6. Claims 69 – 76, 95 and 96 are rejected under 35 U.S.C. 103(a) as being unpatentable over Suzawa, US 5,728,259 in view of Liu, US 5,147,826 and Chen, US 5,704,986.

Regarding claims 69 and 73, Suzawa teaches a method of making a thin film transistor semiconductor device comprising the steps of:

- forming a semiconductor film comprising amorphous silicon on an insulating surface with reference to Fig. 2 in column 5, line 45;
- providing said semiconductor film with a metal containing material for promoting crystallization of said semiconductor film in between column 4, line 65 and column 5, line 1;
- crystallizing said semiconductor film by heating in column 5, line 2;
- irradiating the crystallized semiconductor film with laser light in column 5, line 3.
- patterning the semiconductor film to form a semiconductor island as shown in Fig. 2A in column 6, lines 6 – 9;
- forming a gate insulating film of silicon oxide film on the surface of the semiconductor island with reference to Fig. 2C in column 6, lines 20 – 22;
- forming a gate electrode 509 over gate insulating film with reference to Fig. 5D in column 7, line 57;
- forming source and drain region in the semiconductor island with reference to Fig. 5E in column 8, lines 5 – 10;

Suzawa fails to teach: 1) providing a selected portion of the semiconductor film with a metal containing material for promoting crystallization of said semiconductor film; 2) crystallizing said semiconductor film by heating wherein crystallization proceeds from said selected portion in a lateral direction parallel to said insulating surface; and 3) removing the metal from the crystallized semiconductor film by gettering after the irradiation of the laser light.



Regarding elements 1 and 2, Liu teaches providing a selected portion of the semiconductor film with a discontinuous ultra thin film of metal containing materials by providing a relatively low density of nuclei in a uniform background for promoting crystallization of the semiconductor film for the benefit of large grain growth in column 3, lines 57 – 67 and heating the film to crystallize in column 4, lines 35 – 47 on an insulating surface (see Example 1 in column 5) in which the crystallization proceeded inherently from the selected portion in a lateral direction parallel to the insulating surface of the glass to crystallize the whole film.

Therefore, it would have been obvious to one with ordinary skill in the art at the time of the invention to modify Suzawa's method by providing a selected portion of the semiconductor film with a metal containing material for promoting crystallization of the semiconductor film and crystallizing said semiconductor film by heating wherein crystallization proceeds from the selected portion in a lateral direction parallel to the insulating surface for the benefit of large grain growth as taught by Liu in column 3, lines 57 – 67.

Regarding element 3, this limitation has been described earlier in rejecting claims 1 and 65 with reference to Chen.

Regarding claims 70 – 72 and 74 – 76, the limitations of these claims have been described earlier in rejecting claims 62 – 64.

Regarding claims 95 and 96, the limitations of these claims have been described earlier in rejecting claims 94 and 95.

Art Unit: 2891

7. Claims 77 – 84, 97 and 98 are rejected under 35 U.S.C. 103(a) as being unpatentable over Suzawa, US 5,728,259 in view of Liu, US 5,147,826; Serikawa, US 5,132,754 and Chen, US 5,704,986.

Regarding claims 77 and 81, Suzawa teaches a method of making a semiconductor device comprising the steps of:

- forming a semiconductor film comprising amorphous silicon on an insulating surface with reference to Fig. 2 in column 5, line 45;
- providing said semiconductor film with a metal containing material for promoting crystallization of said semiconductor film in between column 4, line 65 and column 5, line 1;
- crystallizing said semiconductor film by heating in column 5, line 2;
- patterning the semiconductor film to form a semiconductor island as shown in Fig. 2A in column 6, lines 6 – 9;
- forming a gate insulating film of silicon oxide film on the surface of the semiconductor island with reference to Fig. 2C in column 6, lines 20 – 22;
- forming a gate electrode 509 over gate insulating film with reference to Fig. 5D in column 7, line 57;
- forming source and drain region in the semiconductor island with reference to Fig. 5E in column 8, lines 5 – 10;

Suzawa also teaches laser irradiation of the crystallized semiconductor after the heat annealing. However, Suzawa fails to teach: 1) providing a selected portion of the semiconductor film with a metal containing material for promoting crystallization of said

Art Unit: 2891

semiconductor film; 2) crystallizing said semiconductor film by heating wherein crystallization proceeds from said selected portion in a lateral direction parallel to said insulating surface; 3) irradiating the crystallized semiconductor film with ultraviolet rays or infrared rays and 4) removing the metal from the crystallized semiconductor film by gettering after the irradiation of the laser light.

Regarding elements 1 and 2, Liu teaches providing a selected portion of the semiconductor film with a discontinuous ultra thin film of metal containing materials by providing a relatively low density of nuclei in a uniform background for promoting crystallization of the semiconductor film for the benefit of large grain growth in column 3, lines 57 – 67 and heating the film to crystallize in column 4, lines 35 – 47 on an insulating surface (see Example 1 in column 5) in which the crystallization proceeded inherently from the selected portion in a lateral direction parallel to the insulating surface of the glass to crystallize the whole film.

Regarding element 3, Serikawa teaches that crystallization of amorphous silicon can be effected also by infrared irradiation instead of the laser irradiation and is therefore functionally equivalent in column 10, lines 30 – 45.

Therefore, it would have been obvious to one with ordinary skill in the art at the time of the invention to modify Suzawa's method by replacing the laser irradiation by infrared irradiation as functionally equivalent method taught by Serikawa in column 10, lines 30 – 45.

Regarding element 4, this limitation has been described earlier in rejecting claims 1 and 65 with reference to Chen.

Regarding claims 78 – 80 and 82 - 84, Suzawa in view of Liu and Chen teaches most of the limitations of these claims as have been described in rejecting claims 70 – 72 and 74 – 76.

Regarding claims 97 and 98, the limitations of these claims have been described earlier in rejecting claims 94 and 95.

8. Claims 85 – 92, 99 and 100 are rejected under 35 U.S.C. 103(a) as being unpatentable over Suzawa, US 5,728,259 in view of Serikawa, US 5,132,754 and Chen, US 5,704,986.

Regarding claims 85 and 89, Suzawa teaches a method of making a semiconductor device comprising the steps of:

- forming a semiconductor film comprising amorphous silicon on an insulating surface with reference to Fig. 2 in column 5, line 45;
- providing said semiconductor film with a metal containing material for promoting crystallization of said semiconductor film in between column 4, line 65 and column 5, line1;
- crystallizing said semiconductor film by heating in column 5, line 2;
- patterning the semiconductor film to form a semiconductor island as shown in Fig. 2A in column 6, lines 6 – 9;
- forming a gate insulating film of silicon oxide film on the surface of the semiconductor island with reference to Fig. 2C in column 6, lines 20 – 22;
- forming a gate electrode 509 over gate insulating film with reference to Fig. 5D in column 7, line 57;

- forming source and drain region in the semiconductor island with reference to Fig. 5E in column 8, lines 5 – 10;

Suzawa also teaches laser irradiation of the crystallized semiconductor after the heat annealing. However, Suzawa fails to teach: 1) irradiating the crystallized semiconductor film with ultraviolet rays or infrared rays and 2) removing the metal from the crystallized semiconductor film by gettering after the irradiation of the laser light.

Regarding element 1, Serikawa teaches that crystallization of amorphous silicon can be effected also by infrared irradiation instead of the laser irradiation and is therefore functionally equivalent in column 10, lines 30 – 45.

Therefore, it would have been obvious to one with ordinary skill in the art at the time of the invention to modify Suzawa's method by replacing the laser irradiation by infrared irradiation as functionally equivalent method taught by Serikawa in column 10, lines 30 – 45.

Regarding element 2, this limitation has been described earlier in rejecting claims 1 and 65 with reference to Chen.

Regarding claims 86 – 88 and 90 – 92, all limitations have been already discussed earlier in rejecting claims 62 – 64 and 66 – 67 with reference to Suzawa in view of Chen.

Regarding claims 99 and 100, the limitations of these claims have been described earlier in rejecting claims 94 and 95.

### ***Response to Arguments***

9. Applicant's arguments filed January 7, 2005 and January 13, 2005 have been fully considered but they are not persuasive.

The Applicant's main argument (see 1<sup>st</sup> paragraph of p. 11 in response filed 1/7/2005) is that the Examiner failed to establish a *prima facie* case of obviousness, since Suzawa, Chen and one or more of Masumo, Takeuchi, Liu and Serikawa, in combination do not teach the features cited in the claims of the instant invention.

The Applicant also argues (see 2<sup>nd</sup> paragraph of p. 11 in response filed 1/7/2005) that Suzawa merely "improves the crystalline properties" of the crystallized semiconductor film (column 5, lines 2 – 4) and is not followed by a step of removing a metal from the crystallized film by gettering. On the contrary, the present invention discloses an irradiating step for distribution of a metal element such as nickel by "disappearing the block of the nickel element" and the present invention discloses that the irradiation step is for gettering the metal to the oxide film effectively. The Examiner would like to point out that these features are not claim limitations and the argument is therefore not persuasive.

The Applicant alleges that Suzawa's failure to teach removal of the metal from the crystallized semiconductor film by the gettering process after the laser light irradiation is not cured by the teachings of Chen (see 2<sup>nd</sup> paragraph of p. 12 in response filed 1/7/2005). The Applicant further argues that the gettering process in Chen is particularly suited for "cleaning a semiconductor substrate," not for removing metal from a crystallized film. Chen appears to teach that a "semiconductor substrate is exposed to the high flow of the second oxidant gas and the flow of the chlorine containing getter

Art Unit: 2891

material at a temperature not exceeding 800 degrees centigrade for a time period sufficient to remove organic contaminant residues and metal ion contaminant residues from the surface of the semiconductor substrate" (Abstract), Chen is completely silent as to lasers, crystallization or irradiation. Specifically, Chen does not teach or suggest that the cleaning process be performed after irradiating a crystallized semiconductor film with laser light, ultraviolet rays or infrared rays. Therefore, Suzawa and Chen, either alone or in combination, do not teach or suggest irradiating a crystallized semiconductor film with laser light, ultraviolet rays or infrared rays followed by a step of removing a metal from the crystallized semiconductor film by gettering.

It is the Examiner's position that Chen teaches metal contaminants on semiconductor substrates are harmful and should be removed (see column 1 under the background of the invention). Gettering is the process used to remove metal contaminants from semiconductor substrates. This knowledge is generally available to one of ordinary skill in the art at the time of the invention. In the present invention, the laser crystallized semiconductor film is the substrate on which the device is to be formed. The substrate is obviously contaminated with metal catalysts that were originally used to prepare it for the device fabrication and it would have been obvious to one with ordinary skill in the art at the time of the invention to decontaminate it by the gettering process taught by Chen so that the device properties are not degraded. Chen's process works for a semiconductor substrate and there is reasonable expectation of success that the process will also work for crystallized silicon since in

both cases the material is same: silicon. Therefore, the motivation is implicitly available to one of ordinary skill in the art at the time of the invention.

The Applicant's last argument (see 1<sup>st</sup> paragraph of p. 13 in response filed 1/7/2005) is about Masumo, Takeuchi, Liu and Serikawa. Masumo is relied upon to allegedly teach forming "a single or a multilayer of silicon oxide and silicon oxide nitride" Takeuchi is relied upon to allegedly teach "the advantages of multi-layer gate insulating film of oxide and oxide nitride", Liu is relied upon to allegedly teach material for promoting crystallization and crystallization in a lateral direction; and Serikawa is relied upon to allegedly teach crystallization by infrared irradiation. These references were used to show that the benefits taught by these references were knowledge available to one of ordinary skill in the art at the time of the invention and would be applicable with a reasonable expectation of success during the manufacture of a semiconductor device on a metal catalyzed crystallized amorphous silicon film on an insulating surface.

### ***Conclusion***

10. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Asok K. Sarkar whose telephone number is 571 272 1970. The examiner can normally be reached on Monday - Friday (8 AM- 5 PM).

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, William B. Baumeister can be reached on 571 272 1722. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.



Art Unit: 2891

11. Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

*Asok Kumar Sarkar*

Asok K. Sarkar  
March 30, 2005

Primary Examiner